Electronic Test Equipment

Below Budget - On Time - Above Expectations
Search our test equipment


World Class Repair Lab

Our 67 ghz enabled lab performs free repair evaluations for your equipment.

 Learn More 

Timely Results

Fastest turn around in the industry.

 Learn More 

N4903A-C07 - Keysight / Agilent Bit Error Rate Testers

Contact for Quote

  • Model: N4903A-C07
  • Manufactured by: Keysight / Agilent
  • Max. Data Rate: 7.00Gbps
  • Max. Clock Rate: 7 GHz
  • Pattern Depth: 32 Mbit pattern
  • Extra Specifications: High-Performance Serial BERT with complete jitter tolerance testing (J-BERT)

The Agilent N4903A High-Performance Serial BERT (J-BERT) provides the only complete jitter tolerance test solution for characterization of serial gigabit devices.

The N4903A offers complete, integrated and calibrated jitter composition for stressed eye testing of receivers up to 12.5 Gb/s (Option C13).

Automated and compliant jitter tolerance testing allows quick and accurate characterization for all popular serial bus standards, such as PCI Express, SATA, FB-DIMM, Fibre Channel, CEI, Gigabit Ethernet and XFP.

The N4903A matches to latest serial bus interfaces perfectly with its ability to analyze undeterministic traffic, generate complex pattern sequences, subrate clock outputs. Clockless and differential interfaces can be tested.

The N4903A is an expandable, future-proof BERT platform where all options can be configured to the current test needs and upgraded later when those needs change.

It is the ideal choice for R&D and validation teams who characterize and stress chips and transceiver modules with serial I/O ports up to 12.5 Gb/s.

  • Operating range 150 Mb/s to 7 Gb/s or to 12.5 Gb/s provides enough margin for the serial interfaces of today and tomorrow 
  • Cleanest eyes with transition times <20 ps and <9 ps pp jitter for accurate measurements
  • Best match for serial interfaces: Built-in, tunable loop bandwidth CDR, differential I/Os, subrate clocks with any ratio 1:n
  • Bit recovery mode (opt. A01) to analyze undeterministic traffic
  • >0.5 UI jitter injection. Calibrated and integrated jitter injection (opt. J10, J20). All in one box: PJ, SJ, RJ, BUJ, ISI and sinusoidal interference for stressed eye test of a receiver
  • External Delay Control Input for injection of any external jitter
  • Automated jitter tolerance tests
  • SSC clocking (opt. J11)
Your IP Address is: